資料載入中.....
|
請使用永久網址來引用或連結此文件:
https://irlib.pccu.edu.tw/handle/987654321/41934
|
| 題名: | Characteristics of Lock-in Thermography Signal from Solder Bump Cracking in Wafer-level Chip Scale Packaging for Internet of Things Applications |
| 作者: | Wu, IC (Wu, I-Chih)
Huang, YJ (Huang, Yu-Jung)
Wang, MH (Wang, Min-Haw)
Jang, LS (Jang, Ling-Sheng) |
| 貢獻者: | 電機工程系 |
| 關鍵詞: | DEVICES
SENSOR |
| 日期: | 2018 |
| 上傳時間: | 2019-01-22 11:11:57 (UTC+8) |
| 摘要: | Internet of Things (IoT) devices are increasingly incorporating miniature multilayered integrated architectures. However, the localization of faults in the interconnection of solder bumps remains challenging. The problem of solder bump cracking (SBC), which causes failure of interconnections subjected to evaluation of board-level reliability (BLR) in wafer-level chip scale packaging (WLCSP) for IoT applications, is studied. Lock-in thermography (LIT) monitoring is a promising method for failure analysis (FA) of SBC. This method makes use of indium-antimonide (InSb) as the infrared (IR) sensor. In this study, we characterized the drop test behavior of WLCSP and the critical units located at the printed circuit board (PCB) center. LIT is shown to enable the detection of the fault location between the IoT chip and PCB in complex daisy chain interconnections, and more accurate detection as a result of applying LIT to thermal imaging for the resistive openings of SBC is discussed. The experimental results show that the employment of LIT enhances the visibility of the resistive openings. The analysis method can also be extended to shorts or leakage currents in thermally active failures, especially in packaged semiconductors. |
| 顯示於類別: | [電機工程系] 期刊論文
|
文件中的檔案:
| 檔案 |
描述 |
大小 | 格式 | 瀏覽次數 |
|---|
| index.html | | 0Kb | HTML | 333 | 檢視/開啟 |
|
在CCUR中所有的資料項目都受到原著作權保護.
|
