文化大學機構典藏 CCUR:Item 987654321/2626
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 46962/50828 (92%)
Visitors : 12453267      Online Users : 642
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: https://irlib.pccu.edu.tw/handle/987654321/2626


    Title: Formation and simulation of a thermally stable NiSiFUSI gate electrode by a novel integration process
    Authors: Tan, S. Y.
    Chiu, Hsien-Chia
    Chen, Yi-Yang
    Sung, C. L.
    Contributors: 電機系
    Keywords: FULLY SILICIDED GATES
    45 NM CMOS
    NI-SILICIDE
    TECHNOLOGIES
    Date: 2008
    Issue Date: 2009-11-10 09:47:10 (UTC+8)
    Abstract: The low resistivity nickel fully silicided (FUSI) gate have received increasing attention over the past several years due to the simply integration scheme for implementation and ease of passivation of the underlying gate dielectric for sub-65 nm/45 nm CMOS devices. A mixed-phase of nickel silicide layer was commonly observed during phase transformation. In order to obtain a thermally stable Ni-FUSI gate electrode, we developed a unique integration process to achieve NiSi phase stabilize at temperature 900 C and delay the agglomeration of NiSi. For the first time, we established an effective way to identify the phase transformations by some nondestructive techniques such as X-ray diffraction, sheet resistance measurement and AFM analysis. The correlations between its electrical and morphological changes during Ni-Si phase transformation were presented. F-incorporation demonstrated some improvements in both morphology and phase stability of the NiSi films at high processing temperatures. Furthermore, modeling the effect of dopants in NiSi on nano-sizes MOSFETs devices was implemented by ISE-TCAD. A low threshold voltage can be tuned by pre-doping the poly-Si with Sb for sub-45 nm NFET devices.
    Relation: JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS Volume: 19 Issue: 5 Pages: 411-417
    Appears in Collections:[Department of Electrical Engineering ] journal articles

    Files in This Item:

    File Description SizeFormat
    index.html0KbText761View/Open


    All items in CCUR are protected by copyright, with all rights reserved.


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback