English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 46962/50828 (92%)
造訪人次 : 12449167      線上人數 : 634
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    主頁登入上傳說明關於CCUR管理 到手機版


    請使用永久網址來引用或連結此文件: https://irlib.pccu.edu.tw/handle/987654321/41823


    題名: Compact balanced bandpass filter design using miniaturised substrate integrated waveguide cavities
    作者: Ho, MH (Ho, Min-Hua
    Hou, CY (Hou, Cheng-You)
    Hsu, CIG (Hsu, Chung-I G.)
    Lee, KY (Lee, Keh-Yi)
    貢獻者: 電機工程系
    關鍵詞: COMMON-MODE SUPPRESSION
    SPLIT-RING RESONATORS
    SIFW
    日期: 2018-10-31
    上傳時間: 2019-01-16 13:18:47 (UTC+8)
    摘要: The contribution of this work is to propose a compact balanced bandpass filter design using the miniaturised full/half-mode substrate integrated waveguide cavities (SIWCs) together with the microstrip coupling slot feed. The circuit area of the proposed full-mode SIWC is only 4.64% of its conventional SIWC counterpart, and the half-mode SIWC further reduces the circuit area by half. Besides the circuit compactness, the non-coupling of the microstrip and the slot in the common-mode (CM) operation provides an excellent CM signal rejection. Prototypes of two-pole full/half-mode balanced SIWC BPFs are fabricated and measured to validate the circuit design. Agreements between measured and simulated data are observed. The CM signal rejection levels are larger than 45 dB over a wide-frequency range with the passband's differential-mode insertion losses around 1.6 and 0.8 dB for the full- and half-mode designs, respectively.
    顯示於類別:[電機工程系] 期刊論文

    文件中的檔案:

    檔案 描述 大小格式瀏覽次數
    index.html0KbHTML333檢視/開啟


    在CCUR中所有的資料項目都受到原著作權保護.


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回饋